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Abstract— Most of the recent design methodologies of
continuous-time sigma-delta modulators use piezo-electric res-
onators as loop filters. Compared with classical resonators (Gm-c,
Gm-LC and etc), piezo-electric resonators have the advantage of
high quality factor and accurate resonance frequency. However,
they suffer from anti-resonance frequency and impedance adap-
tation issues with connected electronic circuits. Therefore, their
performance is in practice deteriorated. Compatible electronic
control circuit is required to achieve expected performance. In
this study, the specifications of the electronic control circuit are
studied and this circuit is designed in AMS Bi-CMOS 0.35µm
technology. the simulations are done at layout-level.
I. INTRODUCTION
The increasing demand for large-band high-speed high-
resolution Analog-to-Digital Converters (ADCs) has fed the
development of Continuous-Time (CT) Sigma-Delta (Σ∆)
modulators [1]. Although CT modulators are good candidates
when low-power, high-speed and small-size are of critical
importance [2], they are highly sensitive to the performance of
analog components [3]. One of the most important components
is the resonator. A resonator is generally characterized by its
Quality factor (Q-factor) and its resonance frequency (fr).
The influence of the resonator parameters on the modulator
performance can be studied through the in-band quantization
noise power (PNTF) of the modulator [1]. In the case of a
6th-order classical wide-band Σ∆ modulator with an Over-
Sampling-Ratio (OSR) equal to 64, the variation of PNTF
versus Q-factor is shown in Fig.1. Noted that, a 6th-order mod-
ulator contains three resonators. A large Q-factor is required
to ensure the resolution while wide-band electronic constraints
allows a maximum of Q-factor up to tens. Now assuming that
the Q-factor is an infinite number. Also the distance between
the side resonators resonance frequency (fr1 and fr3) and
the central one (fr2) is symmetric. Mismatch factor of the
resonator resonance frequency (λ) can be defined as follows:
λ =
|fr1 − fr2|
∆f
=
|fr2 − fr3|
∆f
, (1)
where ∆f is equal to fsOSR and fs is the modulator sampling
frequency. In [4], it is demonstrated that for 6th-order Σ∆
Fig. 1. The variation of PNTF of a 6th-order classical wide-band MSCL
Σ∆ modulator versus the resonator Q-factor for an OSR=64.
modulators the optimal λ is equal to
√
3
5
. Fig.2 shows the
variation of PNTF of a 6th-order classical wide-band Σ∆
modulator with an OSR equal to 64 versus λ.
Fig. 2. The variation of PNTF of a 6th-order classical wide-band MSCL
Σ∆ modulator versus λ for Q =∞ and OSR=64.
As it is shown, the performance of a 6th-order modulator is
highly sensitive to the variation of the resonator characteristics.
This variation is inevitable since analog components are sen-
sitive to process parameters, temperature variation, impedance
mismatch and etc. However, the variation of the resonator
parameters can be decreased by choosing a resonator structure
able to perform an accurate resonance frequency with no need
of tuning associated with a robust electronic control device
protecting the resonator performance.
The outline of this paper is as follows. In section II the
advantages of piezo-electric resonators compared with other
types of resonators is explained. In section III a robust
electronic control compatible with piezo-electric resonators is
proposed. In section IV the results of the design at layout-level
in AMS Bi-CMOS 0.35µm technology are presented. Finally,
conclusions are presented in section V.
II. CHARACTERISTICS OF PIEZO-ELECTRIC RESONATORS
As it is shown in Fig. 1, a Q-factor around 100 is a good
compromise between the resolution and practical issues. How-
ever, it is out of reach by classical resonators (Gm-C, Gm-LC,
AOP-C and etc) even if Q-enhancement circuits are used [5].
Power consumption, non-linearity due to the Q-enhancement
circuits and the sensitivity of the resonance frequency to the
manufacturing process and temperature variations are the other
disadvantages of these kinds of resonators. Therefore, Σ∆
modulators based on classical resonators are not capable of
satisfactory performance [6].
Accurate resonators with high Q-factor can be imple-
mented by piezo-electric resonators like Surface Acoustic
Wave (SAW) [2] resonators, Bulk Acoustic Wave (BAW)
resonators [7] and Lamb Wave Resonators (LWR) [8]. In
general, the model of Fig.3 is used to model a piezo-electric
resonator around its fundamental resonance frequency. Rm,
Cm and Lm are the motional resistance, capacitance and
inductance, respectively. C0 is the inherent static capacitance
between the input and the output electrodes.
Fig. 3. The equivalent model of a one-port piezo-electric resonator.
Due to the parasitic capacitance (C0), piezo-electric res-
onators do not have an ideal second-order resonator transfer
function. Fig. 4 shows the frequency response of a typical
LWR (table I). Moreover, piezo-electric resonators are passive
devices driven in voltage-mode and the resonator gain must be
provided through the control circuit. Also, impedance adapta-
tion for the input and the output connections is necessary to
maintain the resonator Q-factor and resonance frequency. On
the other side, Σ∆ modulator contains several nodes where the
output of different components must be added together. Hence,
modulator works in current mode because the add function
can be done easily by mixing the signal paths with no need
of extra enhancement. This means that the resonator control
circuit input has to be in current-mode.
The issues can be overcome by using the topology of
Fig.5.a [5] where x denotes the resonator. Two symmetrical
capacitive paths (Cc) are added and driven in differential-
mode. Cc acts, effectively, as a negative capacitance. If Cc
TABLE I
LWR TYPICAL CHARACTERISTICS [5]
fr Rm Cm Lm C0
100 MHz 100 Ω 212 fF 12 nH 1.8 pF
Fig. 4. The frequency response of a typical LWR (table I).
is equal to C0, the anti-resonance frequency is removed. The
influence of mismatch between C0 and Cc is studied in [5].
The first buffer is a trans-impedance circuit converting the
input current to the driving voltage and provides the resonator
gain and the input impedance adaptation. The second buffer is
a current-to-current converter providing the output impedance
adaptation. Although the first buffer output impedance (Zb1)
Fig. 5. The proposed electronic control topology (a) and the equivalent
model of the positive path (b).
and the second buffer input impedance (Zb2) are practically
never equal to zero, they must be sufficiently small compared
with the resonator impedance at fr. Small Zb1 and Zb2 results
in a small impedance of the cancellation path (Zb1 + 1Ccs +
Zb2). This is disturbing when the input signal contains high
frequency components (like pulse wave signals) because the
cancellation path demands a strong current and the buffer must
be able to provide correctly this current. This is the case,
especially, for the first resonator of the Σ∆ modulator where
one of the inputs is the output of a digital-to-analog converter
[5]. Fig. 6 shows the driving voltage and the required current
of the first resonator of a 6th-order modulator simulated in
transistor-level in [5]. Noticeably, a compatible control circuit
is required to drive the required current.
Fig. 6. The driving voltage (a) and the required current (b) of the first
resonator of a 6th-order modulator simulated in transistor-level in [5].
III. TRANSISTOR-LEVEL IMPLEMENTATION
The design of the resonator electronic control circuit is done
in the context of a 6th-order single-stage feed-forward band-
pass CT Σ∆ modulator working at fc = 0.25fs (fc being the
modulator central frequency) where fs is equal to 400 MHz
[5]. The current and voltage full-scales are, respectively, equal
to ±100 µA and ±0.25 v. The parameters of the used LWR
are given in table I.
The schematic of the positive path of buffer1 is shown
in Fig.7. The input current is converted to voltage through
R1. C1 is used to smooth the output signal and reduce the
overshoot in high frequencies. D1 and D2 are used to make
Vin as constant as possible since the linearity depends on the
Vin constancy. A common-collector arrange (T2), offering low
output impedance, is used as the output stage. Through the
pi-hybrid model of BJTs, the output impedance is equal to
1
gm
+ re and it can be reduced by increasing the current.
Fig. 7. The proposed schematic for buffer1.
The performance of buffer1 loaded by LWR is shown in
Fig. 8. Although a non-zero output impedance results in a gain
shoot at the resonance frequency (Fig. 8.e), it can be compen-
sated by increasing the DC gain. The transient simulation is
done for a full-scale sinusoidal input at 108 MHz combined
with a periodic pulse (Fig. 8.f). The required current for the
charge and discharge of the anti-resonance cancellation paths
are correctly provided (Fig. 8.(a,b)). However, the current
peaks result almost certainly in saturating the following stage
and they must be removed at the output of the LWR. The
current peaks are in common-mode between the positive and
the negative outputs and can be eliminated by a differential
system (buffer2).
Fig. 8. The positive (a) and the negative (b) LWR output current, the positive
(c) and the negative (d) LWR driving voltage , the AC response of buffer1
(e) and the buffer1 input current (f).
The schematic of the buffer2 cell is shown in Fig.9.a. The
first stage is a common-base arrange (T3) able to provide a
low input impedance depending on its bias current. An n-mode
current mirror (M11 and M12) and a p-mode current mirror
(M8 and M9) are used to creat two inverse current. The current
path, providing Iout-, includes three transistors (M10, M11 and
M12) while that of Iout+ includes only one transistor (M9). As
a result, Iout- has a phase delay compared with Iout+. R4 must
be optimized to make them symmetric. The global view of the
differential buffer is shown in Fig.9.b. Iout+ of the negative path
is in differential mode with Iout- of the positive path. Adding
them not only results in eliminating the common-mode peaks,
but also the bias current of T3 is removed.
IV. LAYOUT RESULTS
The performance of the proposed circuits depends on the
differential functionality. The errors produced because of mis-
match in differential-mode result in deteriorating the resonator
performance. Therefore, strict considerations are taken into
account for the layout design. The arrange of the devices
must be optimal to reduce the parasite capacitances because
of the presence of high frequency signals. Moreover, the
symmetry between the differential pairs must be respected.
This means the same distance from heat sources, the same
Fig. 9. The proposed schematic for buffer2 cell (a) and the global view of
buffer2.
width and length of the paired analog devices (like transistors
and resistors) and the same pathway of metal tracks. Fig. 10
shows the layout of buffer2. The electronic control circuit
loaded by LWR is simulated at layout-level. Fig. 11.a is the
positive and the negative output currents for an input current
shown in Fig. 8.(f). Also, the performance of the circuit for a
pure sinusoidal input current is shown in Fig.11.b.
Fig. 10. The layout of the second buffer.
This structure was tested in the context of a 6th-order single-
stage feed-forward band-pass CT Σ∆ modulator based on
LWR and the results are satisfying.
V. CONCLUSION
In order to ensure the performance of a high-order classical
wide-band Σ∆ modulator, the used resonator must be able
to perform a Q-factor around 100 with an accurate resonance
Fig. 11. The positive and the negative output currents (a) for an input current
shown in Fig. 8.f and the performance of the circuit for a pure sinusoidal
input current (b) of the electronic control circuit loaded by LWR simulated
in layout-level.
frequency. Although the required characteristics are achievable
by piezo-electric resonators, their performance suffers from
impedance adaptation mismatch and anti-resonance frequency.
An electronic control circuit is proposed to overcome the
issues. Low input or output impedance, the ability of provid-
ing a large charge and discharge current and anti-resonance
cancellation are the specifications of the proposed circuit. The
electronic control circuit has been designed in AMS Bi-CMOS
0.35µm offering npn-BJT transistors. The simulation results,
at layout-level, proves the reliability of the proposed solutions.
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